mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-09-04 10:33:13 +00:00
bd6ada566e
Convert the Axis ARTPEC-6 clock controller to DT schema format. It's a straight forward conversion. Signed-off-by: Rob Herring (Arm) <robh@kernel.org> Link: https://lore.kernel.org/r/20250521004647.1792464-1-robh@kernel.org Signed-off-by: Stephen Boyd <sboyd@kernel.org>
56 lines
1.1 KiB
YAML
56 lines
1.1 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/axis,artpec6-clkctrl.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Axis ARTPEC-6 clock controller
|
|
|
|
maintainers:
|
|
- Lars Persson <lars.persson@axis.com>
|
|
|
|
properties:
|
|
compatible:
|
|
const: axis,artpec6-clkctrl
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
"#clock-cells":
|
|
const: 1
|
|
|
|
clocks:
|
|
minItems: 1
|
|
items:
|
|
- description: external 50 MHz oscillator.
|
|
- description: optional audio reference clock.
|
|
- description: fractional audio clock divider 0.
|
|
- description: fractional audio clock divider 1.
|
|
|
|
clock-names:
|
|
minItems: 1
|
|
items:
|
|
- const: sys_refclk
|
|
- const: i2s_refclk
|
|
- const: frac_clk0
|
|
- const: frac_clk1
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- "#clock-cells"
|
|
- clocks
|
|
- clock-names
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
clock-controller@f8000000 {
|
|
compatible = "axis,artpec6-clkctrl";
|
|
reg = <0xf8000000 0x48>;
|
|
#clock-cells = <1>;
|
|
clocks = <&ext_clk>;
|
|
clock-names = "sys_refclk";
|
|
};
|