mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-08-29 02:59:13 +00:00
arm64: dts: renesas: r9a09g056n48-rzv2n-evk: Enable GBETH
Enable GBETH nodes on RZ/V2N EVK. Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Link: https://lore.kernel.org/20250514101528.41663-3-prabhakar.mahadev-lad.rj@bp.renesas.com Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
This commit is contained in:
parent
c8c8a57c5b
commit
f111192baa
@ -15,6 +15,8 @@ / {
|
||||
compatible = "renesas,rzv2n-evk", "renesas,r9a09g056n48", "renesas,r9a09g056";
|
||||
|
||||
aliases {
|
||||
ethernet0 = ð0;
|
||||
ethernet1 = ð1;
|
||||
mmc1 = &sdhi1;
|
||||
serial0 = &scif;
|
||||
};
|
||||
@ -54,7 +56,71 @@ &audio_extal_clk {
|
||||
clock-frequency = <22579200>;
|
||||
};
|
||||
|
||||
ð0 {
|
||||
pinctrl-0 = <ð0_pins>;
|
||||
pinctrl-names = "default";
|
||||
phy-handle = <&phy0>;
|
||||
phy-mode = "rgmii-id";
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
ð1 {
|
||||
pinctrl-0 = <ð1_pins>;
|
||||
pinctrl-names = "default";
|
||||
phy-handle = <&phy1>;
|
||||
phy-mode = "rgmii-id";
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&mdio0 {
|
||||
phy0: ethernet-phy@0 {
|
||||
compatible = "ethernet-phy-id0022.1640", "ethernet-phy-ieee802.3-c22";
|
||||
reg = <0>;
|
||||
rxc-skew-psec = <0>;
|
||||
txc-skew-psec = <0>;
|
||||
rxdv-skew-psec = <0>;
|
||||
txdv-skew-psec = <0>;
|
||||
rxd0-skew-psec = <0>;
|
||||
rxd1-skew-psec = <0>;
|
||||
rxd2-skew-psec = <0>;
|
||||
rxd3-skew-psec = <0>;
|
||||
txd0-skew-psec = <0>;
|
||||
txd1-skew-psec = <0>;
|
||||
txd2-skew-psec = <0>;
|
||||
txd3-skew-psec = <0>;
|
||||
};
|
||||
};
|
||||
|
||||
&mdio1 {
|
||||
phy1: ethernet-phy@1 {
|
||||
compatible = "ethernet-phy-id0022.1640", "ethernet-phy-ieee802.3-c22";
|
||||
reg = <0>;
|
||||
rxc-skew-psec = <0>;
|
||||
txc-skew-psec = <0>;
|
||||
rxdv-skew-psec = <0>;
|
||||
txdv-skew-psec = <0>;
|
||||
rxd0-skew-psec = <0>;
|
||||
rxd1-skew-psec = <0>;
|
||||
rxd2-skew-psec = <0>;
|
||||
rxd3-skew-psec = <0>;
|
||||
txd0-skew-psec = <0>;
|
||||
txd1-skew-psec = <0>;
|
||||
txd2-skew-psec = <0>;
|
||||
txd3-skew-psec = <0>;
|
||||
};
|
||||
};
|
||||
|
||||
&pinctrl {
|
||||
eth0_pins: eth0 {
|
||||
pins = "ET0_TXC_TXCLK";
|
||||
output-enable;
|
||||
};
|
||||
|
||||
eth1_pins: eth0 {
|
||||
pins = "ET1_TXC_TXCLK";
|
||||
output-enable;
|
||||
};
|
||||
|
||||
scif_pins: scif {
|
||||
pins = "SCIF_TXD", "SCIF_RXD";
|
||||
renesas,output-impedance = <1>;
|
||||
|
Loading…
Reference in New Issue
Block a user