mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-09-07 22:23:00 +00:00
drm/msm/dpu: Add support for MSM8937
Add support for MSM8937, which has MDP5 v1.14. It looks like trimmed down version of MSM8996. Less SSPP, LM and PP blocks. No DSC, etc. Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org> [Remove intr_start from CTLs config, reword the commit] Signed-off-by: Barnabás Czémán <barnabas.czeman@mainlining.org> Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org> Patchwork: https://patchwork.freedesktop.org/patch/617312/ Link: https://lore.kernel.org/r/20240930-dpu-msm8953-msm8996-v2-3-594c3e3190b4@mainlining.org
This commit is contained in:
Dmitry Baryshkov
parent
7a6109ce1c
commit
c079680bb0
210
drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_1_14_msm8937.h
Normal file
210
drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_1_14_msm8937.h
Normal file
@ -0,0 +1,210 @@
|
||||
/* SPDX-License-Identifier: GPL-2.0-only */
|
||||
/*
|
||||
* Copyright (c) 2023, Linaro Limited
|
||||
*/
|
||||
|
||||
#ifndef _DPU_1_14_MSM8937_H
|
||||
#define _DPU_1_14_MSM8937_H
|
||||
|
||||
static const struct dpu_caps msm8937_dpu_caps = {
|
||||
.max_mixer_width = DEFAULT_DPU_LINE_WIDTH,
|
||||
.max_mixer_blendstages = 0x4,
|
||||
.max_linewidth = DEFAULT_DPU_LINE_WIDTH,
|
||||
.pixel_ram_size = 40 * 1024,
|
||||
.max_hdeci_exp = MAX_HORZ_DECIMATION,
|
||||
.max_vdeci_exp = MAX_VERT_DECIMATION,
|
||||
};
|
||||
|
||||
static const struct dpu_mdp_cfg msm8937_mdp[] = {
|
||||
{
|
||||
.name = "top_0",
|
||||
.base = 0x0, .len = 0x454,
|
||||
.features = BIT(DPU_MDP_VSYNC_SEL),
|
||||
.clk_ctrls = {
|
||||
[DPU_CLK_CTRL_VIG0] = { .reg_off = 0x2ac, .bit_off = 0 },
|
||||
[DPU_CLK_CTRL_RGB0] = { .reg_off = 0x2ac, .bit_off = 4 },
|
||||
[DPU_CLK_CTRL_RGB1] = { .reg_off = 0x2b4, .bit_off = 4 },
|
||||
[DPU_CLK_CTRL_DMA0] = { .reg_off = 0x2ac, .bit_off = 8 },
|
||||
[DPU_CLK_CTRL_CURSOR0] = { .reg_off = 0x3a8, .bit_off = 16 },
|
||||
},
|
||||
},
|
||||
};
|
||||
|
||||
static const struct dpu_ctl_cfg msm8937_ctl[] = {
|
||||
{
|
||||
.name = "ctl_0", .id = CTL_0,
|
||||
.base = 0x1000, .len = 0x64,
|
||||
}, {
|
||||
.name = "ctl_1", .id = CTL_1,
|
||||
.base = 0x1200, .len = 0x64,
|
||||
}, {
|
||||
.name = "ctl_2", .id = CTL_2,
|
||||
.base = 0x1400, .len = 0x64,
|
||||
},
|
||||
};
|
||||
|
||||
static const struct dpu_sspp_cfg msm8937_sspp[] = {
|
||||
{
|
||||
.name = "sspp_0", .id = SSPP_VIG0,
|
||||
.base = 0x4000, .len = 0x150,
|
||||
.features = VIG_MSM8953_MASK,
|
||||
.sblk = &dpu_vig_sblk_qseed2,
|
||||
.xin_id = 0,
|
||||
.type = SSPP_TYPE_VIG,
|
||||
.clk_ctrl = DPU_CLK_CTRL_VIG0,
|
||||
}, {
|
||||
.name = "sspp_4", .id = SSPP_RGB0,
|
||||
.base = 0x14000, .len = 0x150,
|
||||
.features = RGB_MSM8953_MASK,
|
||||
.sblk = &dpu_rgb_sblk,
|
||||
.xin_id = 1,
|
||||
.type = SSPP_TYPE_RGB,
|
||||
.clk_ctrl = DPU_CLK_CTRL_RGB0,
|
||||
}, {
|
||||
.name = "sspp_5", .id = SSPP_RGB1,
|
||||
.base = 0x16000, .len = 0x150,
|
||||
.features = RGB_MSM8953_MASK,
|
||||
.sblk = &dpu_rgb_sblk,
|
||||
.xin_id = 5,
|
||||
.type = SSPP_TYPE_RGB,
|
||||
.clk_ctrl = DPU_CLK_CTRL_RGB1,
|
||||
}, {
|
||||
.name = "sspp_8", .id = SSPP_DMA0,
|
||||
.base = 0x24000, .len = 0x150,
|
||||
.features = DMA_MSM8953_MASK | BIT(DPU_SSPP_CURSOR),
|
||||
.sblk = &dpu_dma_sblk,
|
||||
.xin_id = 2,
|
||||
.type = SSPP_TYPE_DMA,
|
||||
.clk_ctrl = DPU_CLK_CTRL_DMA0,
|
||||
},
|
||||
};
|
||||
|
||||
static const struct dpu_lm_cfg msm8937_lm[] = {
|
||||
{
|
||||
.name = "lm_0", .id = LM_0,
|
||||
.base = 0x44000, .len = 0x320,
|
||||
.sblk = &msm8998_lm_sblk,
|
||||
.lm_pair = LM_1,
|
||||
.pingpong = PINGPONG_0,
|
||||
.dspp = DSPP_0,
|
||||
}, {
|
||||
.name = "lm_1", .id = LM_1,
|
||||
.base = 0x45000, .len = 0x320,
|
||||
.sblk = &msm8998_lm_sblk,
|
||||
.lm_pair = LM_0,
|
||||
.pingpong = PINGPONG_1,
|
||||
},
|
||||
};
|
||||
|
||||
static const struct dpu_pingpong_cfg msm8937_pp[] = {
|
||||
{
|
||||
.name = "pingpong_0", .id = PINGPONG_0,
|
||||
.base = 0x70000, .len = 0xd4,
|
||||
.features = PINGPONG_MSM8996_MASK,
|
||||
.sblk = &msm8996_pp_sblk,
|
||||
.intr_done = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 8),
|
||||
.intr_rdptr = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 12),
|
||||
}, {
|
||||
.name = "pingpong_1", .id = PINGPONG_1,
|
||||
.base = 0x70800, .len = 0xd4,
|
||||
.features = PINGPONG_MSM8996_MASK,
|
||||
.sblk = &msm8996_pp_sblk,
|
||||
.intr_done = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 9),
|
||||
.intr_rdptr = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 13),
|
||||
},
|
||||
};
|
||||
|
||||
static const struct dpu_dspp_cfg msm8937_dspp[] = {
|
||||
{
|
||||
.name = "dspp_0", .id = DSPP_0,
|
||||
.base = 0x54000, .len = 0x1800,
|
||||
.features = DSPP_SC7180_MASK,
|
||||
.sblk = &msm8998_dspp_sblk,
|
||||
},
|
||||
};
|
||||
|
||||
static const struct dpu_intf_cfg msm8937_intf[] = {
|
||||
{
|
||||
.name = "intf_1", .id = INTF_1,
|
||||
.base = 0x6a800, .len = 0x268,
|
||||
.type = INTF_DSI,
|
||||
.controller_id = MSM_DSI_CONTROLLER_0,
|
||||
.prog_fetch_lines_worst_case = 14,
|
||||
.intr_underrun = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 26),
|
||||
.intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 27),
|
||||
.intr_tear_rd_ptr = -1,
|
||||
}, {
|
||||
.name = "intf_2", .id = INTF_2,
|
||||
.base = 0x6b000, .len = 0x268,
|
||||
.type = INTF_DSI,
|
||||
.controller_id = MSM_DSI_CONTROLLER_1,
|
||||
.prog_fetch_lines_worst_case = 14,
|
||||
.intr_underrun = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 28),
|
||||
.intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 29),
|
||||
.intr_tear_rd_ptr = -1,
|
||||
},
|
||||
};
|
||||
|
||||
static const struct dpu_perf_cfg msm8937_perf_data = {
|
||||
.max_bw_low = 3100000,
|
||||
.max_bw_high = 3100000,
|
||||
.min_core_ib = 2400000,
|
||||
.min_llcc_ib = 0, /* No LLCC on this SoC */
|
||||
.min_dram_ib = 800000,
|
||||
.undersized_prefill_lines = 2,
|
||||
.xtra_prefill_lines = 2,
|
||||
.dest_scale_prefill_lines = 3,
|
||||
.macrotile_prefill_lines = 4,
|
||||
.yuv_nv12_prefill_lines = 8,
|
||||
.linear_prefill_lines = 1,
|
||||
.downscaling_prefill_lines = 1,
|
||||
.amortizable_threshold = 25,
|
||||
.min_prefill_lines = 14,
|
||||
.danger_lut_tbl = {0xf, 0xffff, 0x0},
|
||||
.safe_lut_tbl = {0xfffc, 0xff00, 0xffff},
|
||||
.qos_lut_tbl = {
|
||||
{.nentry = ARRAY_SIZE(msm8998_qos_linear),
|
||||
.entries = msm8998_qos_linear
|
||||
},
|
||||
{.nentry = ARRAY_SIZE(msm8998_qos_macrotile),
|
||||
.entries = msm8998_qos_macrotile
|
||||
},
|
||||
{.nentry = ARRAY_SIZE(msm8998_qos_nrt),
|
||||
.entries = msm8998_qos_nrt
|
||||
},
|
||||
},
|
||||
.cdp_cfg = {
|
||||
{.rd_enable = 1, .wr_enable = 1},
|
||||
{.rd_enable = 1, .wr_enable = 0}
|
||||
},
|
||||
.clk_inefficiency_factor = 105,
|
||||
.bw_inefficiency_factor = 120,
|
||||
};
|
||||
|
||||
static const struct dpu_mdss_version msm8937_mdss_ver = {
|
||||
.core_major_ver = 1,
|
||||
.core_minor_ver = 14,
|
||||
};
|
||||
|
||||
const struct dpu_mdss_cfg dpu_msm8937_cfg = {
|
||||
.mdss_ver = &msm8937_mdss_ver,
|
||||
.caps = &msm8937_dpu_caps,
|
||||
.mdp = msm8937_mdp,
|
||||
.ctl_count = ARRAY_SIZE(msm8937_ctl),
|
||||
.ctl = msm8937_ctl,
|
||||
.sspp_count = ARRAY_SIZE(msm8937_sspp),
|
||||
.sspp = msm8937_sspp,
|
||||
.mixer_count = ARRAY_SIZE(msm8937_lm),
|
||||
.mixer = msm8937_lm,
|
||||
.dspp_count = ARRAY_SIZE(msm8937_dspp),
|
||||
.dspp = msm8937_dspp,
|
||||
.pingpong_count = ARRAY_SIZE(msm8937_pp),
|
||||
.pingpong = msm8937_pp,
|
||||
.intf_count = ARRAY_SIZE(msm8937_intf),
|
||||
.intf = msm8937_intf,
|
||||
.vbif_count = ARRAY_SIZE(msm8996_vbif),
|
||||
.vbif = msm8996_vbif,
|
||||
.perf = &msm8937_perf_data,
|
||||
};
|
||||
|
||||
#endif
|
||||
@ -779,6 +779,7 @@ static const struct dpu_qos_lut_entry sc7180_qos_nrt[] = {
|
||||
*************************************************************/
|
||||
|
||||
#include "catalog/dpu_1_7_msm8996.h"
|
||||
#include "catalog/dpu_1_14_msm8937.h"
|
||||
#include "catalog/dpu_1_16_msm8953.h"
|
||||
|
||||
#include "catalog/dpu_3_0_msm8998.h"
|
||||
|
||||
@ -831,6 +831,7 @@ struct dpu_mdss_cfg {
|
||||
const struct dpu_format_extended *vig_formats;
|
||||
};
|
||||
|
||||
extern const struct dpu_mdss_cfg dpu_msm8937_cfg;
|
||||
extern const struct dpu_mdss_cfg dpu_msm8953_cfg;
|
||||
extern const struct dpu_mdss_cfg dpu_msm8996_cfg;
|
||||
extern const struct dpu_mdss_cfg dpu_msm8998_cfg;
|
||||
|
||||
@ -1445,6 +1445,7 @@ static const struct dev_pm_ops dpu_pm_ops = {
|
||||
};
|
||||
|
||||
static const struct of_device_id dpu_dt_match[] = {
|
||||
{ .compatible = "qcom,msm8937-mdp5", .data = &dpu_msm8937_cfg, },
|
||||
{ .compatible = "qcom,msm8953-mdp5", .data = &dpu_msm8953_cfg, },
|
||||
{ .compatible = "qcom,msm8996-mdp5", .data = &dpu_msm8996_cfg, },
|
||||
{ .compatible = "qcom,msm8998-dpu", .data = &dpu_msm8998_cfg, },
|
||||
|
||||
@ -983,6 +983,7 @@ module_param(prefer_mdp5, bool, 0444);
|
||||
|
||||
/* list all platforms supported by both mdp5 and dpu drivers */
|
||||
static const char *const msm_mdp5_dpu_migration[] = {
|
||||
"qcom,msm8937-mdp5",
|
||||
"qcom,msm8953-mdp5",
|
||||
"qcom,msm8996-mdp5",
|
||||
"qcom,sdm630-mdp5",
|
||||
|
||||
Loading…
Reference in New Issue
Block a user