mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-09-05 20:30:41 +00:00
arm64: dts: qcom: msm8916: Add CTI options
Adds system and CPU bound CTI definitions for Qualcom msm8916 platform (Dragonboard DB410C). System CTIs 2-11 are omitted as no information available at present. Signed-off-by: Mike Leach <mike.leach@linaro.org> Reviewed-by: Mathieu Poirier <mathieu.poirier@linaro.org> Acked-by: Suzuki K Poulose <suzuki.poulose@arm.com> Link: https://lore.kernel.org/r/20200415201230.15766-1-mike.leach@linaro.org Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
This commit is contained in:
parent
23a6da79fe
commit
b1fcc5702a
@ -3,6 +3,7 @@
|
|||||||
* Copyright (c) 2013-2015, The Linux Foundation. All rights reserved.
|
* Copyright (c) 2013-2015, The Linux Foundation. All rights reserved.
|
||||||
*/
|
*/
|
||||||
|
|
||||||
|
#include <dt-bindings/arm/coresight-cti-dt.h>
|
||||||
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
||||||
#include <dt-bindings/clock/qcom,gcc-msm8916.h>
|
#include <dt-bindings/clock/qcom,gcc-msm8916.h>
|
||||||
#include <dt-bindings/reset/qcom,gcc-msm8916.h>
|
#include <dt-bindings/reset/qcom,gcc-msm8916.h>
|
||||||
@ -1427,7 +1428,7 @@ debug@856000 {
|
|||||||
cpu = <&CPU3>;
|
cpu = <&CPU3>;
|
||||||
};
|
};
|
||||||
|
|
||||||
etm@85c000 {
|
etm0: etm@85c000 {
|
||||||
compatible = "arm,coresight-etm4x", "arm,primecell";
|
compatible = "arm,coresight-etm4x", "arm,primecell";
|
||||||
reg = <0x85c000 0x1000>;
|
reg = <0x85c000 0x1000>;
|
||||||
|
|
||||||
@ -1446,7 +1447,7 @@ etm0_out: endpoint {
|
|||||||
};
|
};
|
||||||
};
|
};
|
||||||
|
|
||||||
etm@85d000 {
|
etm1: etm@85d000 {
|
||||||
compatible = "arm,coresight-etm4x", "arm,primecell";
|
compatible = "arm,coresight-etm4x", "arm,primecell";
|
||||||
reg = <0x85d000 0x1000>;
|
reg = <0x85d000 0x1000>;
|
||||||
|
|
||||||
@ -1465,7 +1466,7 @@ etm1_out: endpoint {
|
|||||||
};
|
};
|
||||||
};
|
};
|
||||||
|
|
||||||
etm@85e000 {
|
etm2: etm@85e000 {
|
||||||
compatible = "arm,coresight-etm4x", "arm,primecell";
|
compatible = "arm,coresight-etm4x", "arm,primecell";
|
||||||
reg = <0x85e000 0x1000>;
|
reg = <0x85e000 0x1000>;
|
||||||
|
|
||||||
@ -1484,7 +1485,7 @@ etm2_out: endpoint {
|
|||||||
};
|
};
|
||||||
};
|
};
|
||||||
|
|
||||||
etm@85f000 {
|
etm3: etm@85f000 {
|
||||||
compatible = "arm,coresight-etm4x", "arm,primecell";
|
compatible = "arm,coresight-etm4x", "arm,primecell";
|
||||||
reg = <0x85f000 0x1000>;
|
reg = <0x85f000 0x1000>;
|
||||||
|
|
||||||
@ -1503,6 +1504,82 @@ etm3_out: endpoint {
|
|||||||
};
|
};
|
||||||
};
|
};
|
||||||
|
|
||||||
|
/* System CTIs */
|
||||||
|
/* CTI 0 - TMC connections */
|
||||||
|
cti@810000 {
|
||||||
|
compatible = "arm,coresight-cti", "arm,primecell";
|
||||||
|
reg = <0x810000 0x1000>;
|
||||||
|
|
||||||
|
clocks = <&rpmcc RPM_QDSS_CLK>;
|
||||||
|
clock-names = "apb_pclk";
|
||||||
|
};
|
||||||
|
|
||||||
|
/* CTI 1 - TPIU connections */
|
||||||
|
cti@811000 {
|
||||||
|
compatible = "arm,coresight-cti", "arm,primecell";
|
||||||
|
reg = <0x811000 0x1000>;
|
||||||
|
|
||||||
|
clocks = <&rpmcc RPM_QDSS_CLK>;
|
||||||
|
clock-names = "apb_pclk";
|
||||||
|
};
|
||||||
|
|
||||||
|
/* CTIs 2-11 - no information - not instantiated */
|
||||||
|
|
||||||
|
/* Core CTIs; CTIs 12-15 */
|
||||||
|
/* CTI - CPU-0 */
|
||||||
|
cti@858000 {
|
||||||
|
compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti",
|
||||||
|
"arm,primecell";
|
||||||
|
reg = <0x858000 0x1000>;
|
||||||
|
|
||||||
|
clocks = <&rpmcc RPM_QDSS_CLK>;
|
||||||
|
clock-names = "apb_pclk";
|
||||||
|
|
||||||
|
cpu = <&CPU0>;
|
||||||
|
arm,cs-dev-assoc = <&etm0>;
|
||||||
|
|
||||||
|
};
|
||||||
|
|
||||||
|
/* CTI - CPU-1 */
|
||||||
|
cti@859000 {
|
||||||
|
compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti",
|
||||||
|
"arm,primecell";
|
||||||
|
reg = <0x859000 0x1000>;
|
||||||
|
|
||||||
|
clocks = <&rpmcc RPM_QDSS_CLK>;
|
||||||
|
clock-names = "apb_pclk";
|
||||||
|
|
||||||
|
cpu = <&CPU1>;
|
||||||
|
arm,cs-dev-assoc = <&etm1>;
|
||||||
|
};
|
||||||
|
|
||||||
|
/* CTI - CPU-2 */
|
||||||
|
cti@85a000 {
|
||||||
|
compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti",
|
||||||
|
"arm,primecell";
|
||||||
|
reg = <0x85a000 0x1000>;
|
||||||
|
|
||||||
|
clocks = <&rpmcc RPM_QDSS_CLK>;
|
||||||
|
clock-names = "apb_pclk";
|
||||||
|
|
||||||
|
cpu = <&CPU2>;
|
||||||
|
arm,cs-dev-assoc = <&etm2>;
|
||||||
|
};
|
||||||
|
|
||||||
|
/* CTI - CPU-3 */
|
||||||
|
cti@85b000 {
|
||||||
|
compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti",
|
||||||
|
"arm,primecell";
|
||||||
|
reg = <0x85b000 0x1000>;
|
||||||
|
|
||||||
|
clocks = <&rpmcc RPM_QDSS_CLK>;
|
||||||
|
clock-names = "apb_pclk";
|
||||||
|
|
||||||
|
cpu = <&CPU3>;
|
||||||
|
arm,cs-dev-assoc = <&etm3>;
|
||||||
|
};
|
||||||
|
|
||||||
|
|
||||||
venus: video-codec@1d00000 {
|
venus: video-codec@1d00000 {
|
||||||
compatible = "qcom,msm8916-venus";
|
compatible = "qcom,msm8916-venus";
|
||||||
reg = <0x01d00000 0xff000>;
|
reg = <0x01d00000 0xff000>;
|
||||||
|
Loading…
Reference in New Issue
Block a user