mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-09-05 03:45:16 +00:00
arm64: dts: ti: k3-j7200: Add MCSPI nodes
J7200 has 8 MCSPI instances in the main domain and 3 instances in the MCU domain. Add the DT nodes for all the 11 instances and keep them disabled. MAIN_MCSPI4 is connected as a slave to MCU_MCSPI2 by default at power-up, MAIN_MCSPI4 and MCU_MCSPI2 are not pinned out externally. Signed-off-by: Vaishnav Achath <vaishnav.a@ti.com> Reviewed-by: Keerthy <j-keerthy@ti.com> Link: https://lore.kernel.org/r/20230321082827.14274-3-vaishnav.a@ti.com Signed-off-by: Nishanth Menon <nm@ti.com>
This commit is contained in:
parent
76aa309f9f
commit
8f6c475f4c
@ -865,6 +865,94 @@ main_gpio6: gpio@630000 {
|
||||
clock-names = "gpio";
|
||||
};
|
||||
|
||||
main_spi0: spi@2100000 {
|
||||
compatible = "ti,am654-mcspi","ti,omap4-mcspi";
|
||||
reg = <0x00 0x02100000 0x00 0x400>;
|
||||
interrupts = <GIC_SPI 184 IRQ_TYPE_LEVEL_HIGH>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
power-domains = <&k3_pds 266 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 266 1>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_spi1: spi@2110000 {
|
||||
compatible = "ti,am654-mcspi","ti,omap4-mcspi";
|
||||
reg = <0x00 0x02110000 0x00 0x400>;
|
||||
interrupts = <GIC_SPI 185 IRQ_TYPE_LEVEL_HIGH>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
power-domains = <&k3_pds 267 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 267 1>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_spi2: spi@2120000 {
|
||||
compatible = "ti,am654-mcspi","ti,omap4-mcspi";
|
||||
reg = <0x00 0x02120000 0x00 0x400>;
|
||||
interrupts = <GIC_SPI 186 IRQ_TYPE_LEVEL_HIGH>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
power-domains = <&k3_pds 268 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 268 1>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_spi3: spi@2130000 {
|
||||
compatible = "ti,am654-mcspi","ti,omap4-mcspi";
|
||||
reg = <0x00 0x02130000 0x00 0x400>;
|
||||
interrupts = <GIC_SPI 187 IRQ_TYPE_LEVEL_HIGH>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
power-domains = <&k3_pds 269 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 269 1>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_spi4: spi@2140000 {
|
||||
compatible = "ti,am654-mcspi","ti,omap4-mcspi";
|
||||
reg = <0x00 0x02140000 0x00 0x400>;
|
||||
interrupts = <GIC_SPI 188 IRQ_TYPE_LEVEL_HIGH>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
power-domains = <&k3_pds 270 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 270 1>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_spi5: spi@2150000 {
|
||||
compatible = "ti,am654-mcspi","ti,omap4-mcspi";
|
||||
reg = <0x00 0x02150000 0x00 0x400>;
|
||||
interrupts = <GIC_SPI 189 IRQ_TYPE_LEVEL_HIGH>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
power-domains = <&k3_pds 271 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 271 1>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_spi6: spi@2160000 {
|
||||
compatible = "ti,am654-mcspi","ti,omap4-mcspi";
|
||||
reg = <0x00 0x02160000 0x00 0x400>;
|
||||
interrupts = <GIC_SPI 190 IRQ_TYPE_LEVEL_HIGH>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
power-domains = <&k3_pds 272 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 272 1>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
main_spi7: spi@2170000 {
|
||||
compatible = "ti,am654-mcspi","ti,omap4-mcspi";
|
||||
reg = <0x00 0x02170000 0x00 0x400>;
|
||||
interrupts = <GIC_SPI 191 IRQ_TYPE_LEVEL_HIGH>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
power-domains = <&k3_pds 273 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 273 1>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
watchdog0: watchdog@2200000 {
|
||||
compatible = "ti,j7-rti-wdt";
|
||||
reg = <0x0 0x2200000 0x0 0x100>;
|
||||
|
@ -305,6 +305,39 @@ wkup_i2c0: i2c@42120000 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mcu_spi0: spi@40300000 {
|
||||
compatible = "ti,am654-mcspi", "ti,omap4-mcspi";
|
||||
reg = <0x00 0x040300000 0x00 0x400>;
|
||||
interrupts = <GIC_SPI 848 IRQ_TYPE_LEVEL_HIGH>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
power-domains = <&k3_pds 274 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 274 0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mcu_spi1: spi@40310000 {
|
||||
compatible = "ti,am654-mcspi", "ti,omap4-mcspi";
|
||||
reg = <0x00 0x040310000 0x00 0x400>;
|
||||
interrupts = <GIC_SPI 849 IRQ_TYPE_LEVEL_HIGH>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
power-domains = <&k3_pds 275 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 275 0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
mcu_spi2: spi@40320000 {
|
||||
compatible = "ti,am654-mcspi", "ti,omap4-mcspi";
|
||||
reg = <0x00 0x040320000 0x00 0x400>;
|
||||
interrupts = <GIC_SPI 850 IRQ_TYPE_LEVEL_HIGH>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
power-domains = <&k3_pds 276 TI_SCI_PD_EXCLUSIVE>;
|
||||
clocks = <&k3_clks 276 0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
fss: syscon@47000000 {
|
||||
compatible = "syscon", "simple-mfd";
|
||||
reg = <0x00 0x47000000 0x00 0x100>;
|
||||
|
Loading…
Reference in New Issue
Block a user