Proxmox-Port/linux-loongson
1
0
Fork 0
mirror of https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson synced 2025-09-08 07:16:26 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

drm/amdgpu: Check memory ranges for valid xcp mode

Browse Source 
Check the memory ranges available to the device also for deciding a
valid partition mode. Only select combinations are valid for a
particular mode.

Signed-off-by: Lijo Lazar <lijo.lazar@amd.com>
Reviewed-by: Le Ma <le.ma@amd.com>
Reviewed-by: Philip Yang <philip.yang@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
Lijo Lazar 2023-02-13 18:50:07 +05:30 committed by Alex Deucher
parent c4050ff1a4
commit 1589c82a10
1 changed files with 13 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

19
drivers/gpu/drm/amd/amdgpu/aqua_vanjaram_reg_init.c
View File

@ -238,21 +238,28 @@ int __aqua_vanjaram_get_xcp_ip_info(struct amdgpu_xcp_mgr *xcp_mgr, int xcp_id,
static bool __aqua_vanjaram_is_valid_mode(struct amdgpu_xcp_mgr *xcp_mgr, static bool __aqua_vanjaram_is_valid_mode(struct amdgpu_xcp_mgr *xcp_mgr,
enum amdgpu_gfx_partition mode) enum amdgpu_gfx_partition mode)
{ {
struct amdgpu_device *adev = xcp_mgr->adev;
int num_xcc, num_xccs_per_xcp; int num_xcc, num_xccs_per_xcp;
num_xcc = NUM_XCC(xcp_mgr->adev->gfx.xcc_mask); num_xcc = NUM_XCC(adev->gfx.xcc_mask);
switch (mode) { switch (mode) {
case AMDGPU_SPX_PARTITION_MODE: case AMDGPU_SPX_PARTITION_MODE:
return num_xcc > 0; return adev->gmc.num_mem_partitions == 1 && num_xcc > 0;
case AMDGPU_DPX_PARTITION_MODE: case AMDGPU_DPX_PARTITION_MODE:
return (num_xcc % 4) == 0; return adev->gmc.num_mem_partitions != 8 && (num_xcc % 4) == 0;
case AMDGPU_TPX_PARTITION_MODE: case AMDGPU_TPX_PARTITION_MODE:
return (num_xcc % 3) == 0; return (adev->gmc.num_mem_partitions == 1 ||
adev->gmc.num_mem_partitions == 3) &&
((num_xcc % 3) == 0);
case AMDGPU_QPX_PARTITION_MODE: case AMDGPU_QPX_PARTITION_MODE:
num_xccs_per_xcp = num_xcc / 4; num_xccs_per_xcp = num_xcc / 4;
return (num_xccs_per_xcp >= 2); return (adev->gmc.num_mem_partitions == 1 ||
adev->gmc.num_mem_partitions == 4) &&
(num_xccs_per_xcp >= 2);
case AMDGPU_CPX_PARTITION_MODE: case AMDGPU_CPX_PARTITION_MODE:
return (num_xcc > 1); return (num_xcc > 1) &&
(adev->gmc.num_mem_partitions == 1 ||
adev->gmc.num_mem_partitions == num_xcc);
default: default:
return false; return false;
} }