Proxmox-Port/linux-loongson
1
0
Fork 0
mirror of https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson synced 2025-09-06 13:09:58 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

arm64: dts: qcom: sm8250: Commonize PCIe pins

Browse Source 
Commonize PCIe pins, as the configuration is SoC-common
and doesn't change (or at least doesn't change much) between
boards.

While at it, remove "output-low" from the RB5 board, as it's
not necessary - we already explicitly pull the perst pin low.

Signed-off-by: Konrad Dybcio <konrad.dybcio@somainline.org>
Link: https://lore.kernel.org/r/20210616122708.144770-2-konrad.dybcio@somainline.org
Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
This commit is contained in:
Konrad Dybcio 2021-06-16 14:27:04 +02:00 committed by Bjorn Andersson
parent 46e14907c7
commit 13e948a36d
2 changed files with 87 additions and 87 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

87
arch/arm64/boot/dts/qcom/qrb5165-rb5.dts
View File

@ -669,10 +669,6 @@ wifi-therm@1 {
&pcie0 { &pcie0 {
status = "okay"; status = "okay";
perst-gpio = <&tlmm 79 GPIO_ACTIVE_LOW>;
wake-gpio = <&tlmm 81 GPIO_ACTIVE_HIGH>;
pinctrl-names = "default";
pinctrl-0 = <&pcie0_default_state>;
}; };
&pcie0_phy { &pcie0_phy {
@ -683,10 +679,6 @@ &pcie0_phy {
&pcie1 { &pcie1 {
status = "okay"; status = "okay";
perst-gpio = <&tlmm 82 GPIO_ACTIVE_LOW>;
wake-gpio = <&tlmm 84 GPIO_ACTIVE_HIGH>;
pinctrl-names = "default";
pinctrl-0 = <&pcie1_default_state>;
}; };
&pcie1_phy { &pcie1_phy {
@ -697,10 +689,6 @@ &pcie1_phy {
&pcie2 { &pcie2 {
status = "okay"; status = "okay";
perst-gpio = <&tlmm 85 GPIO_ACTIVE_LOW>;
wake-gpio = <&tlmm 87 GPIO_ACTIVE_HIGH>;
pinctrl-names = "default";
pinctrl-0 = <&pcie2_default_state>;
}; };
&pcie2_phy { &pcie2_phy {
@ -1178,81 +1166,6 @@ lt9611_irq_pin: lt9611-irq {
bias-disable; bias-disable;
}; };
pcie0_default_state: pcie0-default {
clkreq {
pins = "gpio80";
function = "pci_e0";
bias-pull-up;
};
reset-n {
pins = "gpio79";
function = "gpio";
drive-strength = <2>;
output-low;
bias-pull-down;
};
wake-n {
pins = "gpio81";
function = "gpio";
drive-strength = <2>;
bias-pull-up;
};
};
pcie1_default_state: pcie1-default {
clkreq {
pins = "gpio83";
function = "pci_e1";
bias-pull-up;
};
reset-n {
pins = "gpio82";
function = "gpio";
drive-strength = <2>;
output-low;
bias-pull-down;
};
wake-n {
pins = "gpio84";
function = "gpio";
drive-strength = <2>;
bias-pull-up;
};
};
pcie2_default_state: pcie2-default {
clkreq {
pins = "gpio86";
function = "pci_e2";
bias-pull-up;
};
reset-n {
pins = "gpio85";
function = "gpio";
drive-strength = <2>;
output-low;
bias-pull-down;
};
wake-n {
pins = "gpio87";
function = "gpio";
drive-strength = <2>;
bias-pull-up;
};
};
sdc2_default_state: sdc2-default { sdc2_default_state: sdc2-default {
clk { clk {
pins = "sdc2_clk"; pins = "sdc2_clk";

87
arch/arm64/boot/dts/qcom/sm8250.dtsi
View File

@ -1314,6 +1314,12 @@ pcie0: pci@1c00000 {
phys = <&pcie0_lane>; phys = <&pcie0_lane>;
phy-names = "pciephy"; phy-names = "pciephy";
perst-gpio = <&tlmm 79 GPIO_ACTIVE_LOW>;
enable-gpio = <&tlmm 81 GPIO_ACTIVE_HIGH>;
pinctrl-names = "default";
pinctrl-0 = <&pcie0_default_state>;
status = "disabled"; status = "disabled";
}; };
@ -1412,6 +1418,12 @@ pcie1: pci@1c08000 {
phys = <&pcie1_lane>; phys = <&pcie1_lane>;
phy-names = "pciephy"; phy-names = "pciephy";
perst-gpio = <&tlmm 82 GPIO_ACTIVE_LOW>;
enable-gpio = <&tlmm 84 GPIO_ACTIVE_HIGH>;
pinctrl-names = "default";
pinctrl-0 = <&pcie1_default_state>;
status = "disabled"; status = "disabled";
}; };
@ -1512,6 +1524,12 @@ pcie2: pci@1c10000 {
phys = <&pcie2_lane>; phys = <&pcie2_lane>;
phy-names = "pciephy"; phy-names = "pciephy";
perst-gpio = <&tlmm 85 GPIO_ACTIVE_LOW>;
enable-gpio = <&tlmm 87 GPIO_ACTIVE_HIGH>;
pinctrl-names = "default";
pinctrl-0 = <&pcie2_default_state>;
status = "disabled"; status = "disabled";
}; };
@ -3490,6 +3508,75 @@ data {
bias-pull-up; bias-pull-up;
}; };
}; };
pcie0_default_state: pcie0-default {
perst {
pins = "gpio79";
function = "gpio";
drive-strength = <2>;
bias-pull-down;
};
clkreq {
pins = "gpio80";
function = "pci_e0";
drive-strength = <2>;
bias-pull-up;
};
wake {
pins = "gpio81";
function = "gpio";
drive-strength = <2>;
bias-pull-up;
};
};
pcie1_default_state: pcie1-default {
perst {
pins = "gpio82";
function = "gpio";
drive-strength = <2>;
bias-pull-down;
};
clkreq {
pins = "gpio83";
function = "pci_e1";
drive-strength = <2>;
bias-pull-up;
};
wake {
pins = "gpio84";
function = "gpio";
drive-strength = <2>;
bias-pull-up;
};
};
pcie2_default_state: pcie2-default {
perst {
pins = "gpio85";
function = "gpio";
drive-strength = <2>;
bias-pull-down;
};
clkreq {
pins = "gpio86";
function = "pci_e2";
drive-strength = <2>;
bias-pull-up;
};
wake {
pins = "gpio87";
function = "gpio";
drive-strength = <2>;
bias-pull-up;
};
};
}; };
apps_smmu: iommu@15000000 { apps_smmu: iommu@15000000 {